This role may have closed.
Listings older than 30 days are deprioritized in search. The link to the source is still below in case the posting is still open. For active openings, see similar jobs.
FuriosaAI
Senior Design Verification Engineer
Seoul, Seoul, South KoreaPosted 7 months agofulltime
What you'd do
- Define,plan,and implement block and system level verification strategies for AI accelerator chips
- Write and review test plans and develop test harnesses and sequences for hardware validation
- Drive the verification process to successful closure across coverage metrics and test plan completion
What they want
- Hold a bachelor degree in Electrical Engineering,Computer Science,or a related technical field
- Have 5-plus years of block and system level verification experience using SystemVerilog and UVM
- Show proficiency with EDA tools and scripting in Python,Perl,or Shell
Nice to have
- Expertise building UVM-based verification environments from initial setup
- Python-based verification experience such as cocotb
- PCIe,UCIe,UALink,or Ethernet IP or integration verification experience
Seoulstart's read
- Visa tier (likely)
- E-7 specialty / professional (likely)
- Korean language
- Korean requirement not stated
- English friendliness
- High: JD in English, foreign-friendly signals
Related Seoulstart guides
Similar roles on Seoulstart
Solutions ArchitectDatabricks · Seoul, South Korea · 1 day ago
Manager, Software Engineering, Publishing Engagement - Publishing PlatformRiot Games · Seoul, Korea · 1 day ago
Mobile Engineer - AI Finance AgentBjak · Seoul, Seoul, South Korea · 1 day ago