This role may have closed.
Listings older than 30 days are deprioritized in search. The link to the source is still below in case the posting is still open. For active openings, see similar jobs.
DeepX
Mixed-Signal IP Design Engineer
Seoul, South KoreaPosted 3 months ago
What you'd do
- Design and develop mixed-signal IPs including PLL,DLL,LDO,ADC/DAC,high-speed SerDes.
- Perform schematic design,circuit simulation,post-layout verification across PVT corners.
- Collaborate with layout engineers on floorplanning,matching,parasitic reduction optimization.
What they want
- Bachelor's,Master's,or Ph.D. in Electrical Engineering or related technical field.
- In-depth understanding of CMOS process technologies and analog design fundamentals.
- Hands-on experience with Cadence Virtuoso,Spectre,Hspice,FineSim EDA tools.
Nice to have
- Experience with FinFET process nodes (14nm,7nm,5nm advanced nodes).
- Expertise in high-speed signaling and SerDes architecture (PCIe,MIPI,DDR).
- Proficiency in behavioral modeling using Verilog-A or SystemVerilog.
Seoulstart's read
- Visa tier (likely)
- E-7 specialty / professional (likely)
- Korean language
- Korean not required
- English friendliness
- High: JD in English, foreign-friendly signals