Subsystem/SoC Level Verification Engineer
New roles land in Following.
Job description preview
From Broadcom’s original posting
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: He/she should have strong knowledge of the following with 6+ years of experience in Ethernet Subsystem/SoC Level Functional verification • Working experience in Ethernet Subsystem/SoC verification • Expertise to develop verification environments using System Verilog and UVM • Expertise to develop BFMs / Checkers / monitors / Scoreboards • Must have developed block/system level verification plans and tests. • Must have capability to debug test failures to find the root cause. • Must have worked on code / functional coverage. • Experience in constrained random verification. • Domain skills: Ethernet (MAC, PCS and SerDes)/SoC verification • Gate-level /SDF simulations • Knowledge of scripting languages like Perl, Tcl • Flexible to work in any IP/Subsystem/SoC projects CAD Tools: Cadence/Synopsys Education Qualification: Bachelors/Master’s in Electrical/Electronics/VLSI Broadcom is proud to be an equal opportunity employer. We will consider…
Open full posting on Broadcom’s site