This role may have closed.
Listings older than 30 days are deprioritized in search. The link to the source is still below in case the posting is still open. For active openings, see similar jobs.
DeepX
NoC (Network-on-Chip) Design Engineer
Seoul, South KoreaPosted 4 months ago
What you'd do
- Design and implement NoC architecture for high-performance AI accelerators.
- Optimize on-chip interconnects for power,performance,and area (PPA).
- Conduct performance modeling and simulation to analyze throughput,latency,and congestion.
What they want
- Bachelor's,Master's,or Ph.D. in Electrical Engineering,Computer Engineering,or related field.
- Proven RTL design experience (Verilog/SystemVerilog) in complex SoC environments.
- In-depth understanding of on-chip communication protocols (AMBA AXI,ACE,CHI).
Nice to have
- Experience with commercial NoC IP (Arteris,NetSpeed/Sifive) or custom NoC development.
- Knowledge of AI/Machine Learning hardware acceleration and data flow requirements.
- Proficiency in scripting languages (Python,Perl,Tcl) for design automation.
Seoulstart's read
- Visa tier (likely)
- E-7 specialty / professional (likely)
- Korean language
- Korean requirement not stated
- English friendliness
- High: JD in English, foreign-friendly signals